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METHOD OF MANUFACTURING A 
SEMICONDUCTOR HETEROEPITAXY 
STRUCTURE 
TECHNICAL FIELD 
2 
mixtures thereof may be utilized for the base semiconductor 
layer. A material selected from a group consisting of silicon 
oxide, germanium oxide and mixtures thereof may be used 
for the layer of semiconductor oxide. 
In accordance with an additional aspect, a method of 
manufacturing a semiconductor heteroepitaxy structure may 
be described as comprising the steps of (a) depositing a layer 
of semiconductor oxide on a base semiconductor layer 
wherein a first semiconductor of the base semiconductor 
This document relates generally to the field of semicon-
ductor structures and devices and, more particularly, to a 
new method of manufacturing a semiconductor heteroepi-
taxy structure. 
BACKGROUND 
Modem integrated circuits (ICs) have a profound impact 
on society because of the high growth in consumer elec-
tronics (i.e. cell phones and laptops). The key device in I Cs, 
which functions as switches in logic gates, is the silicon-
based metal-oxide-semiconductor field-effect transistor 
(MOSFET). For the past four decades, continuous scaling of 
MOSFETs and interconnects has dramatically improved the 
performance of microprocessors and memory chips used in 
many consumer electronic products. However, it is increas-
ingly difficult to scale Si MOSFETs because Hf-based gate 
oxide is approaching its limit due to power constraint and 
mobility degradation. Si CMOS has entered an era of 
"power-constrained scaling". Without scaling gate oxide, 
high-mobility channel materials (III-V compound semicon-
ductors) are needed for MOSFETs to enable increased 
performance and reduced power consumption. 
10 layer differs from a second semiconductor of the semicon-
ductor oxide layer; (b) depositing a layer of oxygen-perme-
able insulator on the layer of semiconductor oxide; ( c) 
depositing a layer of oxygen-gettering metal onto the insu-
15 lator layer; ( d) depositing a layer of gate metal or a protect-
ing dielectric material on the layer of oxygen-gettering 
metal; and ( e) annealing at a predetermined temperature so 
that (1) oxygen atoms from the semiconductor oxide layer 
are scavenged, moved to and reacted with the layer of 
20 oxygen-gettering metal and (2) semiconductor atoms in the 
scavenged semiconductor oxide layer rearrange locations 
and recrystallize to form as a semiconductor epitaxy film on 
the base semiconductor layer. In one possible embodiment 
silicon oxide may be used for the layer of semiconductor 
25 oxide. In another possible embodiment germanium oxide 
may be used for the layer of semiconductor oxide. 
In one possible embodiment halfnium oxide is used for 
the insulator layer. In one possible embodiment halfnium, 
titanium and mixtures thereof is used for the oxygen-
30 gettering layer. In one possible embodiment the gate metal 
is made from titanium nitride (TiN), polysilicon or mixtures 
thereof. In another possible embodiment the protective 
dielectric material is made from TiN, SiO2 , Si3N4 , Al2O3 and 
In recent years, significant progress on III-V gate stacks 
has been made but huge challenges still remain. The inter-
face trap density (D,,) between high-k oxides and InxGa1_ 
xAs still remains too high (1011 -1013 cm-2 ), especially near 
valence band. On one hand, this results in lower mobility 
(<2000 cm2/v-sec) for I~Ga1_~s inversion-mode n-MOS- 35 
FETs. On the other hand, it is difficult to realize InxGa1_~s 
p-MOSFETs. It is of critical importance to find a new 
approach for passivation oflnGaAs to achieve low interface 
trap density (<lxl011 cm-2 ) so that both n-MOSFETs and 
p-MOSFETs can be realized using the same material system. 40 
mixtures thereof. 
In one possible embodiment the annealing step is com-
pleted at a predetermined temperature of between 300 to 
1000° C. for a time period of between 1 to 600 seconds. In 
one possible embodiment the layer of semiconductor oxide 
has a thickness of between 0.5 nm and 10 nm. In one 
possible embodiment the base semiconductor layer has a 
thickness of between 100 µm and 600 µm. In one possible 
embodiment the insulator layer has a thickness of between 
1 nm and 10 nm. In one possible embodiment the oxygen-
gettering layer has a thickness of between 1 nm and 100 nm. 
In one possible embodiment the gate metal layer has a 
thickness of between 80 nm and 200 nm. In one possible 
embodiment the semiconductor epitaxy film has a thickness 
of between 0.2 nm and 5 nm. In one possible embodiment 
the gate metal layer has a thickness of between 80 nm and 
In the past GaAs has been passivated using Si interfacial 
layers grown by PECVD. Excellent high-frequency and 
quasi-static C-V curves were obtained on Si3N4 /Si/p-GaAs 
with D,,, in the mid 1010 cm-2 . It is the strained Si interlayer 
and the "clean" in-situ process that resulted in superior 45 
interfacial properties. The principle for superior Si3NiSi/ 
GaAs interface is that in the strained Si/GaAs interface the 
strained Si lattice is closely matched with GaAs. However, 
the in-situ process is a severe constraint for device process-
ing. 50 200 nm. 
This document relates to an ex-situ process technology for 
semiconductor heteroepitaxy using oxide deposition, oxy-
gen scavenging, and crystallization 
SUMMARY 55 
A method of manufacturing a semiconductor heteroepi-
taxy structure may be broadly described as comprising the 
steps of depositing a layer of semiconductor oxide on a base 
semiconductor layer, scavenging oxygen from the semicon- 60 
ductor oxide layer and recrystallizing the oxygen scavenged 
semiconductor oxide layer as a semiconductor heteroepitaxy 
layer. Atomic layer deposition or chemical vapor deposition 
may be utilized to deposit the layer of semiconductor oxide 
on the base semiconductor layer. A material selected from a 65 
group consisting of InGaAs, GaAs, InAs, InSb, InGaSb, 
InAsSb, GaN, InGaN, GaP, InGaP, SiC, Si, Ge, SiGe, and 
In one possible embodiment the material for the base 
semiconductor layer is selected from a group consisting of 
InGaAs, GaAs, InAs, InSb, InGaSb, InAsSb, GaN, InGaN, 
GaP, InGaP, SiC, Si, Ge, SiGe, and mixtures thereof. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The accompanying drawings incorporated herein and 
forming a part of the specification, illustrate several aspects 
of the current method of manufacturing a semiconductor 
heteroepitaxy structure and together with the description 
serve to explain certain principles thereof. In the drawings: 
FIG. 1 is a schematical illustration of a semiconductor 
heteroepitaxy structure using oxide deposition, oxygen scav-
enging and crystallization during high temperature anneal-
ing. After the process, the semiconductor oxide layer 1s 
converted to a semiconductor epitaxy layer or film. 
US 9,647,094 B2 
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The layer of oxygen-permeable insulator 18 may be depos-
ited on the semiconductor oxide layer 16 using atomic layer 
deposition, or chemical vapor deposition, or sputtering. The 
layer of oxygen-gettering metal 20 may be deposited on the 
FIG. 2 is a schematical representation of the strained Si 
epitaxy on III-IV semiconductors for metal-oxide-semicon-
ductor structures using oxide deposition, oxygen scavenging 
and crystallization during high temperature annealing. After 
the process, SiO2 is converted to a strained Si layer. 
Reference will now be made in detail to the present 
preferred embodiments of the method as illustrated in the 
accompanying drawings. 
5 insulator layer 18 using sputtering or evaporation. The layer 
of gate metal or protective dielectric material 22 may be 
deposited on the oxygen-gettering layer 20 using sputtering 
or evaporation. 
Once the structure precursor 12 is fully constructed from 
DETAILED DESCRIPTION 
Reference is now made to FIG. 1 illustrating the method 
of manufacturing a semiconductor heteroepitaxy structure 
10. As illustrated, structure precursor 12 includes a base 
semiconductor layer 14. Base semiconductor layer 14 may 
be made from substantially any known semiconductor mate-
rial. In one useful embodiment the base semiconductor layer 
is formed from InGaAs. In another useful embodiment the 
10 all the layers 14, 16, 18, 20, 22, it is subjected to annealing 
at a predetermined temperature so that (1) oxygen atoms 
from the semiconductor oxide layer 16 are scavenged, 
moved to and reacted with the layer of oxygen-gettering 
metal 20 (note action arrow A in FIG. 1). As a result, the 
15 semiconductor atoms in the scavenged semiconductor oxide 
layer 16 rearrange locations and recrystallize to form as a 
semiconductor epitaxy film 30 between the base semicon-
ductor layer 14 and the insulator layer 18 (note semicon-
base semiconductor layer is made from GaAs. In another 
useful embodiment the base semiconductor layer is made 20 
from InAs. In still another useful embodiment the base 
ductor heteroepitaxy structure 10 in FIG. 1 including semi-
conductor epitaxy film 30 and metal+metal oxide layer 32). 
In one possible embodiment the annealing is completed at 
the predetermined temperature of between 300-1000° C. for 
a time period of between 1-600 seconds. In another useful 
embodiment the annealing is completed at a predetermined 
semiconductor layer is made from InSb. In still other useful 
embodiments the base semiconductor layer is made from 
InGaSb, InAsSb, GaN, InGaN, GaP, InGaP, SiC, Si, Ge, and 
SiGe. The base semiconductor layer 14 may even be made 
from a mixture of two or more of all of these materials if 
desired. 
25 temperature of between 500-1000° C. for a time period of 
between 1-600 seconds. In another useful embodiment the 
A layer of semiconductor oxide 16 is deposited on the 
base semiconductor layer 14. The semiconductor of the base 
semiconductor layer 14 differs from the semiconductor of 30 
the semiconductor oxide layer 16. In one useful embodiment 
the semiconductor oxide layer is made from silicone oxide. 
In another useful embodiment the semiconductor oxide layer 
16 is made from germanium oxide. In still another useful 
embodiment the semiconductor oxide layer 16 is made from 35 
a mixture of silicone oxide and germanium oxide. 
annealing is completed at a predetermined temperature of 
between 500-800° C. for a time period of between 1-600 
seconds. 
In one useful embodiment the layer of semiconductor 
oxide 16 has a thickness of between 0.5 nm and 10 nm. This 
layer is converted to a semiconductor epitaxy film 30 having 
a thickness of between 0.2 nm and 5 nm. In one useful 
embodiment the base semiconductor layer has a thickness of 
between 100 µm and 600 µm. In one useful embodiment the 
insulator layer has a thickness of between 1 nm and 10 nm. 
In one useful embodiment the oxygen-gettering layer 20 a 
thickness of between 1 nm and 100 nm. In one useful 
A layer of oxygen-permeable insulator 18 is deposited on 
the semiconductor oxide layer 16. In one particularly useful 
embodiment the insulator layer 18 is made from halfnium 
oxide. A layer of oxygen-gettering metal 20 is deposited on 
the insulator layer 18. In one useful embodiment the metal 
embodiment the gate metal layer 22 has a thickness of 
40 between 80 nm and 200 nm. 
in the oxygen-gettering layer is halfnium. In another useful 
embodiment the metal in the oxygen-gettering layer is 
titanium. In yet another useful embodiment the metal in the 
oxygen-gettering layer 20 is a mixture of halfnium and 45 
titanium. 
A layer of gate metal or protecting dielectric material 22 
is deposited on the layer of oxygen-gettering metal 20. In 
one useful embodiment the gate metal layer 22 is made from 
titanium nitride (TiN). In another useful embodiment the 50 
gate metal layer 22 is made from polysilicon. In yet another 
useful embodiment the gate metal layer 22 is made from a 
mixture of titanium nitride and polysilicon. In still another 
useful embodiment the protecting dielectric material layer 
22 is made from titanium nitride. In yet another useful 55 
embodiment the protecting dielectric material layer is made 
from Si 0 2 . In still another useful embodiment the protecting 
dielectric material layer 22 is made from Si3N4 . In still 
another useful embodiment the layer of protecting dielectric 
material 22 is made from Al2 O3 . In still another useful 60 
embodiment the layer of protecting dielectric material 22 is 
made from a mixture of TiN, SiO2 , Si3 N4 and Al2O3 . 
In one useful embodiment the semiconductor oxide layer 
16 is deposited on the base semiconductor layer 14 using 
atomic layer deposition. In another useful embodiment the 65 
semiconductor oxide layer 16 is deposited on the base 
semiconductor layer 14 using chemical vapor deposition. 
The following example is presented to further illustrate 
the present method of manufacturing a semiconductor het-
eroepitaxy structure 10 including a semiconductor epitaxy 
film 30. 
EXAMPLE 1 
FIG. 2 shows ex-situ strained-Si epitaxy on III-V semi-
conductors (GaAs, InGaAs etc.) using atomic layer deposi-
tion (ALD) to grow SiO2 , oxygen scavenging to convert 
SiO2 to Si, and high-temperature annealing to crystallize Si 
to become strained Si. On a III-V semiconductor, ALD is 
used to grow a SiO2 thin layer (0.5-5 nm). After cleaning, a 
III-V semiconductor substrate is loaded into the ALD cham-
ber. The tris(dimethylamino)silane (TDMAS) precursor, 
water, and ozone are used for the SiO2 film deposition at a 
substrate temperature of 50-300° C. A single ALD cycle for 
SiO2 consisted of the following processes: the Si precursor 
(TDMAS) was introduced into the reactor chamber for 30 s, 
and then purged for 15 s. Following this, an oxidant 0 3 was 
introduced for 15 s, and purged for 15 s. After thin SiO2 films 
are successfully deposited on semiconductors, HfO2 films 
are deposited on SiO2 at 300° C. for 36 cycles by ALD 
system using TDMAH and H2O as sources. Once the 
III-V/SiO2/HfO2 structure is built, oxygen gettering metal, 
e.g. Ti or Hf, is deposited on the structure by either e-beam 
evaporation or sputtering, and then TiN/polysilicon gate 
US 9,647,094 B2 
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metal is deposited on the oxygen gettering metal using 
sputtering and low-pressure chemical vapor deposition to 
form the III-V/SiOiHfD2/Ti/TiN/polysilicon structure or 
the III-V /SiO2/HfOiHf/TiN/polysilicon structure. TiN/ 
polysilicon is very important for protection of Ti from 5 
oxidation that is caused by oxygen diffusing from the outer 
ambient. The entire structure is then annealed at various 
temperatures of 400-1000° C. As long as the Si thickness is 
less than its critical thickness, strained Si can be obtained on 
III-V semiconductors. SiO2 (<1.5 nm) can be deposited 10 
using ALD. The oxygen scavenging for removing the inter-
facial SiO2 has been demonstrated on Si substrates, in which 
SiO2 was actually converted to Si lattice on Si substrates 
[2,3]. It is well known that interface traps are originated 
from Ga and As native oxides. The advantage of the scav- 15 
enging process is that it can remove Ga and As native oxides, 
so that more defects are removed at the interface, resulting 
in much better interfacial quality. As long as proper high 
temperature can be maintained, crystallization is highly 
possible. This disclosed technology may find broad appli- 20 
cations in semiconductor industries. 
In summary, numerous benefits result from employing the 
concepts disclosed in this document. The process or method 
is an ex-situ process because the base semiconductor layer 
6 
( c) depositing ex situ a layer of oxygen-gettering metal 
onto said insulator layer, wherein said layer of oxygen-
gettering material is hafnium, titanium or mixtures 
thereof; 
( d) depositing ex situ a layer of gate metal or a protecting 
dielectric material comprising a titanium nitride-poly-
silicon mixture on said layer of oxygen-gettering metal, 
said layer of gate metal or said protecting dielectric 
material deposited to protect said oxygen-gettering 
metal from oxidation caused by oxygen diffusing from 
ambient air, thereby forming the structure precursor; 
and 
annealing the structure precursor at a predetermined tem-
perature so that (1) oxygen atoms from said silicon 
oxide layer are scavenged, moved to and reacted with 
said layer of oxygen-gettering metal and (2) silicon 
atoms in the scavenged layer are rearranged and crys-
tallized to form a strained, silicon epitaxy film on said 
base semiconductor substrate layer, thereby removing 
the native oxides and providing the semiconductor 
heteroepitaxy structure. 
2. The method of claim 1, including using atomic layer 
deposition to deposit said layer of silicon oxide. 
3. The method of claim 1, including using chemical vapor 
deposition to deposit said layer of silicon oxide. 
4. The method of claim 1, including using a material 
selected from a group consisting of InGaAs, GaAs, InAs, 
InSb, InGaSb, InAsSb, GaN, InGaN, GaP, InGaP, and mix-
tures thereof for said base semiconductor substrate layer. 
5. The method of claim 1, including completing said 
annealing at said predetermined temperature of between 300 
to 1000° C. for a time of between 1 to 600 seconds. 
14 does not have to be kept in high vacuum. Some oxides on 25 
the surface of the base semiconductor layer 14 are fine, 
because all oxygen atoms will be scavenged later. Usually 
the semiconductor epitaxy layer or film 30 is very thin (less 
than 3 nm). Thus, it is easily oxidized when exposed to air. 
Using the present method or process, the epitaxy layer 30 is 30 
protected from contamination by the gate metal or protecting 
dielectric material layer 22. Accordingly, the manufacturing 
process is greatly simplified and may be completed in a more 
efficient and cost effective manner. 
The foregoing has been presented for purposes of illus-
tration and description. It is not intended to be exhaustive or 
35 
6. The method of claim 1, wherein said layer of silicon 
oxide has a thickness of between 0.5 nm and 10 nm. 
to limit the embodiments to the precise form disclosed. 
Obvious modifications and variations are possible in light of 
the above teachings. All such modifications and variations 
are within the scope of the appended claims when inter- 40 
preted in accordance with the breadth to which they are 
fairly, legally and equitably entitled. 
What is claimed: 
7. The method of claim 6, wherein said base semicon-
ductor substrate layer has a thickness of between 100 µm and 
600 µm. 
8. The method of claim 7, wherein said insulator layer has 
a thickness of between 1 nm and 10 nm. 
9. The method of claim 8, wherein said oxygen-gettering 
layer has a thickness of between 1 nm and 100 nm. 
10. The method of claim 9, wherein said gate metal layer 1. A method of manufacturing a semiconductor heteroepi-
taxy structure, comprising forming a structure precursor by: 45 has a thickness of between 80 nm and 200 nm. 
11. The method of claim 10, wherein said strained, silicon 
epitaxy film has a thickness of between 0.2 nm and 5 nm. 
12. The method of claim 1, wherein said gate metal layer 
has a thickness of between 80 nm and 200 nm. 
(a) depositing ex situ a layer of semiconductor silicon 
oxide on a base semiconductor substrate layer, wherein 
said base semiconductor substrate layer comprises a 
III-V semiconductor with native oxides, wherein thick-
ness of the layer of silicon oxide is less than 1.5 nm; 
(b) depositing ex situ a layer of oxygen-permeable insu-
lator on said layer of silicon oxide, wherein the layer of 
oxygen-permeable insulator comprises hafnium oxide; 
50 
13. The method of claim 1, wherein said layer of oxygen-
gettering metal and said gate metal layer are selected from 
different metals. 
* * * * * 
